Sciweavers

1217 search results - page 32 / 244
» Uncertainty-aware circuit optimization
Sort
View
DAC
1996
ACM
15 years 3 months ago
Design Considerations and Tools for Low-voltage Digital System Design
Aggressive voltage scaling to 1V and below through technology, circuit, and architecture optimization has been proven to be the key to ultra low-power design. The key technology t...
Anantha Chandrakasan, Isabel Yang, Carlin Vieri, D...
CSREAESA
2004
15 years 15 days ago
Switching Activity Minimization in Combinational Logic Design
: In this paper we focus on the reduction of switching activity in combinational logic circuits. An algorithmic approach using k-map has been proposed which modifies the normal opt...
R. V. Menon, S. Chennupati, Naveen K. Samala, Damu...
FPGA
1998
ACM
132views FPGA» more  FPGA 1998»
15 years 3 months ago
Circuit Partitioning with Complex Resource Constraints in FPGAs
In this paper, we present an algorithm for circuit partitioning with complex resource constraints in large FPGAs. Traditional partitioning methods estimate the capacity of an FPGA...
Huiqun Liu, Kai Zhu, D. F. Wong
89
Voted
FOCS
1994
IEEE
15 years 3 months ago
On-line Admission Control and Circuit Routing for High Performance Computing and Communication
This paper considers the problems of admission control and virtual circuit routing in high performance computing and communication systems. Admission control and virtual circuit r...
Baruch Awerbuch, Rainer Gawlick, Frank Thomson Lei...
FPL
2008
Springer
143views Hardware» more  FPL 2008»
15 years 19 days ago
Fast toggle rate computation for FPGA circuits
This paper presents a fast and scalable method of computing signal toggle rate in FPGA-based circuits. Our technique is a vectorless estimation technique, which can be used in a C...
Tomasz S. Czajkowski, Stephen Dean Brown