402 search results - page 58 / 81 » Understanding transactional memory performance |
105
click to vote
ISCA
2012
IEEE
12 years 12 months ago
2012
IEEE
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
SAC
2005
ACM
15 years 3 months ago
2005
ACM
The launch of new features for mobile phones is increasing and the product life cycle symmetrically decreasing in duration as higher levels of sophistication are reached. Therefor...
ICPP
1998
IEEE
15 years 1 months ago
1998
IEEE
Many large scale applications, have significant I/O requirements as well as computational and memory requirements. Unfortunately, limited number of I/O nodes provided by the conte...
ICDCS
2009
IEEE
15 years 6 months ago
2009
IEEE
Retrieving sequential rich media content from modern commodity disks is a challenging task. As disk capacity increases, there is a need to increase the number of streams that are ...
KDD
2003
ACM
15 years 9 months ago
2003
ACM
A number of vertical mining algorithms have been proposed recently for association mining, which have shown to be very effective and usually outperform horizontal approaches. The ...