86 search results - page 10 / 18 » Using LOTOS Patterns to Characterize Architectural Styles |
111
click to vote
ISLPED
2007
ACM
15 years 3 months ago
2007
ACM
In this paper we propose a design methodology for low-power, high-performance, process-variation tolerant architecture for arithmetic units. The novelty of our approach lies in th...
102
Voted
FPGA
2009
ACM
15 years 8 months ago
2009
ACM
Carbon nanotubes (CNTs), with their unique electronic properties, are promising materials for building nanoscale circuits. In this paper, we present a new CNT-based FPGA architect...
148
Voted
DEBS
2010
ACM
15 years 5 months ago
2010
ACM
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
123
Voted
DAC
2010
ACM
15 years 5 months ago
2010
ACM
Fault simulation is essential in test generation, design for test and reliability assessment of integrated circuits. Reliability analysis and the simulation of self-test structure...
209
click to vote
ICIAR
2009
Springer
15 years 6 months ago
2009
Springer
Abstract. With the adoption of tablet-based data entry devices, there is considerable interest in methods for converting hand-drawn sketches of flow charts, graphs and block diagr...