Sciweavers

    2449 search results - page 126 / 490
    » VLSI
    Sort
    View
    ICCAD
    1993
    IEEE
    121views Hardware» more  ICCAD 1993»
    Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures
    15 years 8 months ago
    Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures
    Download  cas.et.tudelft.nl
    For submicron integrated circuits, 3D numerical techniques are required to accurately compute the values of the interconnect capacitances. In this paper, we describe an hierarchic...
    Arjan J. van Genderen, N. P. van der Meijs
    claim paper
    Read More »
    ISCAS
    1993
    IEEE
    86views Hardware» more  ISCAS 1993»
    Clock Distribution Design in VLSI Circuits. An Overview
    15 years 8 months ago
    Clock Distribution Design in VLSI Circuits. An Overview
    Download  www.ece.uc.edu
    Eby G. Friedman
    claim paper
    Read More »
    ISCAS
    1994
    IEEE
    70views Hardware» more  ISCAS 1994»
    Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits
    15 years 8 months ago
    Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits
    Download  www.eecg.toronto.edu
    Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj
    claim paper
    Read More »
    80
    Voted
    ISCAS
    1994
    IEEE
    81views Hardware» more  ISCAS 1994»
    An Efficient VLSI Implementation of Vector-Radix 2-D DCT using Mesh-Connected 2-D Array
    15 years 8 months ago
    An Efficient VLSI Implementation of Vector-Radix 2-D DCT using Mesh-Connected 2-D Array
    Download  www.cesca.centers.vt.edu
    Kyung-Wook Shin, Heung-Woo Jeon, Yong-Seum Kang
    claim paper
    Read More »
    CCL
    1994
    Springer
    259views Automated Reasoning» more  CCL 1994»
    Application of Constraint Logic Programming for VLSI CAD Tools
    15 years 8 months ago
    Application of Constraint Logic Programming for VLSI CAD Tools
    Download  ls12-www.cs.tu-dortmund.de
    Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
    Renate Beckmann, Ulrich Bieker, Ingolf Markhof
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.