Sciweavers

2449 search results - page 141 / 490
» VLSI
Sort
View
106
Voted
OL
2007
68views more  OL 2007»
15 years 3 months ago
An ILP based hierarchical global routing approach for VLSI ASIC design
Zhen Yang, Anthony Vannelli, Shawki Areibi
TVLSI
2008
117views more  TVLSI 2008»
15 years 3 months ago
Configurable VLSI Architecture for Deblocking Filter in H.264/AVC
In this paper, we study and analyze the computational complexity of the deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result s...
Chung-Ming Chen, Chung-Ho Chen
IAJIT
2010
107views more  IAJIT 2010»
15 years 2 months ago
Low Latency, High Throughput, and Less Complex VLSI Architecture for 2D-DFT
: This paper proposes a pipelined, systolic architecture for two- dimensional discrete Fourier transform computation which is highly concurrent. The architecture consists of two, o...
Sohil Shah, Preethi Venkatesan, Deepa Sundar, Muni...
CLEIEJ
2010
15 years 1 months ago
3D-Via Driven Partitioning for 3D VLSI Integrated Circuits
A 3D circuit is the stacking of regular 2D circuits. The advances on the fabrication and packaging technologies allowed interconnecting stacked 2D circuits by using 3D vias. Howeve...
Sandro Sawicki, Gustavo Wilke, Marcelo O. Johann, ...
VLSID
2003
IEEE
183views VLSI» more  VLSID 2003»
16 years 4 months ago
Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy
We consider the problem of minimizing the delay in transporting a signal across a distance in a VLSI circuit.The problem can be restated as a combined buffer insertion, buffer siz...
Vani Prasad, Madhav P. Desai