Sciweavers

2449 search results - page 178 / 490
» VLSI
Sort
View
DFT
2006
IEEE
122views VLSI» more  DFT 2006»
15 years 8 months ago
Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design
The concept of clocking for QCA, referred to as the four-phase clocking, is widely used. However, inherited characteristics of QCA, such as the way to hold state, the way to synch...
Minsu Choi, Myungsu Choi, Zachary D. Patitz, Nohpi...
FCCM
2009
IEEE
139views VLSI» more  FCCM 2009»
15 years 2 months ago
Memory-Efficient Pipelined Architecture for Large-Scale String Matching
We propose a pipelined field-merge architecture for memory-efficient and high-throughput large-scale string matching (LSSM). Our proposed architecture partitions the (8-bit) charac...
Yi-Hua Edward Yang, Viktor K. Prasanna
ISJGP
2010
15 years 1 months ago
On the Hardware Implementation Cost of Crypto-Processors Architectures
A variety of modern technologies such as networks, Internet, and electronic services demand private and secure communications for a great number of everyday transactions. Security ...
Nicolas Sklavos
ICIP
1994
IEEE
16 years 5 months ago
Adaptive Spline-Wavelet Image Encoding and Real-Time Synthesis
A wavelet-based image-encoding is described which, when used in conjunction with the Di erence Engine (a customdesigned VLSI display processor) allows us to reconstruct an image i...
Patrick Marais, Edwin H. Blake, Alfons A. M. Kuijk
DAC
1998
ACM
16 years 5 months ago
A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects
As VLSI circuit speeds have increased, reliable chip and system design can no longer be performed without accurate threedimensional interconnect models. In this paper, we describe...
Nuno Alexandre Marques, Mattan Kamon, Jacob White,...