Sciweavers

561 search results - page 100 / 113
» VSE: Controlling the Complexity in Formal Software Developme...
Sort
View
CODES
2006
IEEE
15 years 5 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
VEE
2009
ACM
146views Virtualization» more  VEE 2009»
15 years 6 months ago
Demystifying magic: high-level low-level programming
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...
Daniel Frampton, Stephen M. Blackburn, Perry Cheng...
130
Voted
CODES
2004
IEEE
15 years 3 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
96
Voted
EMSOFT
2009
Springer
15 years 6 months ago
Cache-aware scheduling and analysis for multicores
The major obstacle to use multicores for real-time applications is that we may not predict and provide any guarantee on real-time properties of embedded software on such platforms...
Nan Guan, Martin Stigge, Wang Yi, Ge Yu
120
Voted
ICSM
2008
IEEE
15 years 6 months ago
Understanding the rationale for updating a function's comment
Up-to-date comments are critical for the successful evolution of a software application. When modifying a function, developers may update the comment associated with the function ...
Haroon Malik, Istehad Chowdhury, Hsiao-Ming Tsou, ...