Sciweavers

428 search results - page 12 / 86
» Validating High-Level Synthesis
Sort
View
111
Voted
VLSID
2001
IEEE
82views VLSI» more  VLSID 2001»
16 years 5 months ago
High Level Synthesis Of Multi-Precision Data Flow Graphs
Vikas Agrawal, Anand Pande, Mahesh Mehendale
113
Voted
IPPS
2007
IEEE
15 years 11 months ago
High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs
Maik Boden, Thomas Fiebig, Torsten Meibner, Steffe...
DATE
2005
IEEE
100views Hardware» more  DATE 2005»
15 years 10 months ago
Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis
Rafael Ruiz-Sautua, María C. Molina, Jos&ea...
DATE
2002
IEEE
105views Hardware» more  DATE 2002»
15 years 10 months ago
Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis
Optimizing power consumption at high-level is a critical step towards power-efficient digital system designs. This paper addresses the power management problem by scheduling a giv...
Chunhong Chen, Majid Sarrafzadeh
115
Voted
ASAP
2000
IEEE
96views Hardware» more  ASAP 2000»
15 years 9 months ago
High-Level Synthesis of Nonprogrammable Hardware Accelerators
Robert Schreiber, Shail Aditya, B. Ramakrishna Rau...