Sciweavers

714 search results - page 109 / 143
» Verification and Compliance Testing
Sort
View
106
Voted
FLAIRS
2001
15 years 1 months ago
Improving Knowledge-Based System Performance by Reordering Rule Sequences
In this paper, we argue that KBS validation should not be limited to testing functional properties of the system, such as its input - output behavior, but must also address its dy...
Neli Zlatareva
107
Voted
ROOM
2000
15 years 1 months ago
On the Compositional Properties of UML Statechart Diagrams
This paper proposes a revised semantic interpretation of UML Statechart Diagrams which ensures, under the specified design rules, that Statecharts may be constructed to have true ...
Anthony J. H. Simons
128
Voted
ENTCS
2006
134views more  ENTCS 2006»
15 years 14 days ago
Computing Over-Approximations with Bounded Model Checking
Bounded Model Checking (BMC) searches for counterexamples to a property with a bounded length k. If no such counterexample is found, k is increased. This process terminates when ...
Daniel Kroening
96
Voted
TEC
2008
98views more  TEC 2008»
15 years 11 days ago
Opposition-Based Differential Evolution
Evolutionary Algorithms (EAs) are well-known optimization approaches to cope with non-linear, complex problems. These population-based algorithms, however, suffer from a general we...
Shahryar Rahnamayan, Hamid R. Tizhoosh, Magdy M. A...
109
Voted
MEMOCODE
2010
IEEE
14 years 10 months ago
A formal executable semantics of Verilog
This paper describes a formal executable semantics for the Verilog hardware description language. The goal of our formalization is to provide a concise and mathematically rigorous...
Patrick O'Neil Meredith, Michael Katelman, Jos&eac...