Sciweavers

584 search results - page 113 / 117
» Verification-Aware Microprocessor Design
Sort
View
DATE
2002
IEEE
124views Hardware» more  DATE 2002»
15 years 2 months ago
Crosstalk Alleviation for Dynamic PLAs
—The dynamic programmable logic array (PLA) style has become popular in designing high-performance microprocessors because of its high speed and predictable routing delay. Howeve...
Tzyy-Kuen Tien, Tong-Kai Tsai, Shih-Chieh Chang
DSN
2002
IEEE
15 years 2 months ago
Ditto Processor
Concentration of design effort for current single-chip Commercial-Off-The-Shelf (COTS) microprocessors has been directed towards performance. Reliability has not been the primary ...
Shih-Chang Lai, Shih-Lien Lu, Jih-Kwon Peir
CANPC
2000
Springer
15 years 2 months ago
Transparent Network Connectivity in Dynamic Cluster Environments
Improvements in microprocessor and networking performance have made networks of workstations a very attractive platform for high-end parallel and distributed computing. However, t...
Xiaodong Fu, Hua Wang, Vijay Karamcheti
ICRA
1999
IEEE
187views Robotics» more  ICRA 1999»
15 years 1 months ago
VISP: A Software Environment for Eye-in-Hand Visual Servoing
In this paper, we describe a modular software that allows fast development of eye-in-hand image-based visual servoing applications (ViSP states for "Visual Servoing Platform&...
Éric Marchand
98
Voted
HPCA
2006
IEEE
15 years 10 months ago
Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads
With the continuing growth in the amount of genetic data, members of the bioinformatics community are developing a variety of data-mining applications to understand the data and d...
Aamer Jaleel, Matthew Mattina, Bruce L. Jacob