Sciweavers

584 search results - page 37 / 117
» Verification-Aware Microprocessor Design
Sort
View
CODES
2001
IEEE
15 years 1 months ago
Development cost and size estimation starting from high-level specifications
This paper addresses the problem of estimating cost and development effort of a system, starting from its complete or partial high-level description. In addition, some modificatio...
William Fornaciari, Fabio Salice, Umberto Bondi, E...
TVLSI
2010
14 years 4 months ago
Asynchronous Data-Driven Circuit Synthesis
A method is described for synthesizing asynchronous circuits based on the Handshake Circuit paradigm but employing a data-driven, rather than a control-driven, style. This approach...
Sam Taylor, Doug A. Edwards, Luis A. Plana, Luis A...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
15 years 3 months ago
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
Power delivery is a growing reliability concern in microprocessors as the industry moves toward feature-rich, powerhungrier designs. To battle the ever-aggravating power consumpti...
Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hs...
FCCM
1998
IEEE
99views VLSI» more  FCCM 1998»
15 years 2 months ago
FPGA-Based Architecture Evaluation of Cryptographic Coprocessors for Smartcards
In 1996, about 600 million IC-cards were manufactured worldwide. Due to very small die sizes (max. 25 mm2 ) smartcards encounter more severe restrictions than conventional coproces...
Hagen Ploog, Dirk Timmermann
RTAS
2000
IEEE
15 years 1 months ago
Policing Offloaded
Policing of incoming packets can produce very high load in worst-case situations on a receiving computer. In realtime systems, resources must be allocated for such worstcase situa...
Uwe Dannowski, Hermann Härtig