584 search results - page 56 / 117 » Verification-Aware Microprocessor Design |
147
click to vote
IPPS
1999
IEEE
15 years 8 months ago
1999
IEEE
The rapid progress in high-performance microprocessor design has made it di cult to adapt real-time scheduling results to new models of microprocessor hardware, thus leaving an un...
136
click to vote
SAMOS
2005
Springer
15 years 10 months ago
2005
Springer
An analytical performance model for out of order issue superscalar micro-processors is presented. This model quantifies the performance impacts of micro-architecture design option...
193
click to vote
TC
2011
14 years 11 months ago
2011
—Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Since a large fraction of chip area is devoted to on-...
164
click to vote
DAC
2003
ACM
16 years 5 months ago
2003
ACM
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
147
click to vote
MICRO
1997
IEEE
15 years 8 months ago
1997
IEEE
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...