Sciweavers

4693 search results - page 743 / 939
» Verifying Hybrid Systems
Sort
View
CNSR
2005
IEEE
15 years 7 months ago
An Integrated Error Control and Constrained Sequence Code Based on Multimode Coding
We present a method of integrating constrained sequence (CS) and error control (EC) codes for digital communication systems. This technique is based on multimode coding where a si...
A. Hughes, I. J. Fair
DAC
2005
ACM
15 years 7 months ago
Sign bit reduction encoding for low power applications
This paper proposes a low power technique, called SBR (Sign Bit Reduction) which may reduce the switching activity in multipliers as well as data buses. Utilizing the multipliers ...
M. Saneei, Ali Afzali-Kusha, Zainalabedin Navabi
FASE
2008
Springer
15 years 7 months ago
Verification of Architectural Refactorings by Rule Extraction
With the success of model-driven development as well as component-based and service-oriented systems, models of software architecture are key artefacts in the development process. ...
Dénes Bisztray, Reiko Heckel, Hartmut Ehrig
FMCAD
2008
Springer
15 years 7 months ago
Word-Level Sequential Memory Abstraction for Model Checking
el Sequential Memory Abstraction for Model Checking Per Bjesse Advanced Technology Group Synopsys Inc. Many designs intermingle large memories with wide data paths and nontrivial c...
Per Bjesse
SDM
2010
SIAM
195views Data Mining» more  SDM 2010»
15 years 7 months ago
MACH: Fast Randomized Tensor Decompositions
Tensors naturally model many real world processes which generate multi-aspect data. Such processes appear in many different research disciplines, e.g, chemometrics, computer visio...
Charalampos E. Tsourakakis