Sciweavers

1093 search results - page 4 / 219
» Verifying VLSI Circuits
Sort
View
GLVLSI
2007
IEEE
154views VLSI» more  GLVLSI 2007»
15 years 3 months ago
Analyzing and modeling process balance for sub-threshold circuit design
Joseph F. Ryan, Jiajing Wang, Benton H. Calhoun
GLVLSI
2003
IEEE
125views VLSI» more  GLVLSI 2003»
15 years 2 months ago
MuTaTe: an efficient design for testability technique for multiplexor based circuits
Rolf Drechsler, Junhao Shi, Görschwin Fey
GLVLSI
1999
IEEE
96views VLSI» more  GLVLSI 1999»
15 years 1 months ago
A Novel High-Speed Flip-Flop Circuit Using RTDs and HEMTs
Hideaki Matsuzaki, Toshihiro Itoh, Masafumi Yamamo...