Sciweavers

736 search results - page 42 / 148
» Virtual Memory: Issues of Implementation
Sort
View
SIGMETRICS
2011
ACM
198views Hardware» more  SIGMETRICS 2011»
14 years 5 months ago
Memory Trace Compression and Replay for SPMD Systems using Extended PRSDs?
Concurrency levels in large-scale supercomputers are rising exponentially, and shared-memory nodes with hundreds of cores and non-uniform memory access latencies are expected with...
Sandeep Budanur, Frank Mueller, Todd Gamblin
CASES
2010
ACM
14 years 8 months ago
Balancing memory and performance through selective flushing of software code caches
Dynamic binary translators (DBTs) are becoming increasingly important because of their power and flexibility. However, the high memory demands of DBTs present an obstacle for all ...
Apala Guha, Kim M. Hazelwood, Mary Lou Soffa
GLVLSI
2003
IEEE
173views VLSI» more  GLVLSI 2003»
15 years 3 months ago
40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications
An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell compone...
Michael I. Fuller, James P. Mabry, John A. Hossack...
LCTRTS
2009
Springer
15 years 4 months ago
Software transactional memory for multicore embedded systems
Embedded systems, like general-purpose systems, can benefit from parallel execution on a symmetric multicore platform. Unfortunately, concurrency issues present in general-purpos...
Jennifer Mankin, David R. Kaeli, John Ardini
HICSS
1997
IEEE
97views Biometrics» more  HICSS 1997»
15 years 2 months ago
Retaining Body Language in Subjective Virtual Environments Using Artifact-Centred Coordinate Systems
Embodiment and subjectivity are important research issues for collaborative virtual environments. We claim that the direction and distance of an embodiment are the most important ...
Kai-Mikael Jää-Aro, Dave Snowdon