Sciweavers

1147 search results - page 101 / 230
» Virtualizing Transactional Memory
Sort
View
ISCA
2012
IEEE
270views Hardware» more  ISCA 2012»
13 years 4 months ago
Revisiting hardware-assisted page walks for virtualized systems
Recent improvements in architectural supports for virtualization have extended traditional hardware page walkers to traverse nested page tables. However, current twodimensional (2...
Jeongseob Ahn, Seongwook Jin, Jaehyuk Huh
CGO
2007
IEEE
15 years 8 months ago
Isla Vista Heap Sizing: Using Feedback to Avoid Paging
Managed runtime environments (MREs) employ garbage collection (GC) for automatic memory management. However, GC induces pressure on the virtual memory (VM) manager, since it may t...
Chris Grzegorczyk, Sunil Soman, Chandra Krintz, Ri...
SOSP
2007
ACM
15 years 10 months ago
SecVisor: a tiny hypervisor to provide lifetime kernel code integrity for commodity OSes
We propose SecVisor, a tiny hypervisor that ensures code integrity for commodity OS kernels. In particular, SecVisor ensures that only approved code can execute in kernel mode ove...
Arvind Seshadri, Mark Luk, Ning Qu, Adrian Perrig
HPDC
2008
IEEE
15 years 8 months ago
Managing SLAs of heterogeneous workloads using dynamic application placement
In this paper we address the problem of managing heterogeneous workloads in a virtualized data center. We consider two different workloads: transactional applications and long-ru...
David Carrera, Malgorzata Steinder, Ian Whalley, J...
CCR
2010
105views more  CCR 2010»
15 years 1 months ago
A platform for high performance and flexible virtual routers on commodity hardware
Multi-core CPUs, along with recent advances in memory and buses, render commodity hardware a strong candidate for software router virtualization. In this context, we present the d...
Norbert Egi, Adam Greenhalgh, Mark Handley, Micka&...