Sciweavers

6300 search results - page 1206 / 1260
» We have it easy, but do we have it right
Sort
View
99
Voted
IPPS
2007
IEEE
15 years 7 months ago
Load Miss Prediction - Exploiting Power Performance Trade-offs
— Modern CPUs operate at GHz frequencies, but the latencies of memory accesses are still relatively large, in the order of hundreds of cycles. Deeper cache hierarchies with large...
Konrad Malkowski, Greg M. Link, Padma Raghavan, Ma...
102
Voted
CAEPIA
2007
Springer
15 years 7 months ago
Fast and Informed Action Selection for Planning with Sensing
Consider a robot whose task is to pick up some colored balls from a grid, taking the red balls to a red spot, the blue balls to a blue spot and so on, one by one, without knowing e...
Alexandre Albore, Héctor Palacios, Hector G...
LCTRTS
2007
Springer
15 years 6 months ago
Compiler-managed partitioned data caches for low power
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
Rajiv A. Ravindran, Michael L. Chu, Scott A. Mahlk...
134
Voted
OOPSLA
2007
Springer
15 years 6 months ago
Ilea: inter-language analysis across java and c
Java bug finders perform static analysis to find implementation mistakes that can lead to exploits and failures; Java compilers perform static analysis for optimization. If Java...
Gang Tan, Greg Morrisett
OTM
2007
Springer
15 years 6 months ago
A Multi-party Rational Exchange Protocol
In recent years, existing computing schemes and paradigms have evolved towards more flexible, ad-hoc scalable frameworks. Nowadays, exchanging interactions between entities often ...
Almudena Alcaide, Juan M. Estévez-Tapiador,...
« Prev « First page 1206 / 1260 Last » Next »