Sciweavers

1000 search results - page 88 / 200
» Yield-Aware Cache Architectures
Sort
View
ASPLOS
2008
ACM
14 years 12 months ago
Accelerating two-dimensional page walks for virtualized systems
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization. Nested paging complements existing page walk hardwar...
Ravi Bhargava, Ben Serebrin, Francesco Spadini, Sr...
DAC
2002
ACM
15 years 10 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
IEEEPACT
2008
IEEE
15 years 4 months ago
Leveraging on-chip networks for data cache migration in chip multiprocessors
Recently, chip multiprocessors (CMPs) have arisen as the de facto design for modern high-performance processors, with increasing core counts. An important property of CMPs is that...
Noel Eisley, Li-Shiuan Peh, Li Shang
ICS
1999
Tsinghua U.
15 years 2 months ago
Performance impact of proxies in data intensive client-server applications
Large client-server data intensive applications can place high demands on system and network resources. This is especially true when the connection between the client and server s...
Michael D. Beynon, Alan Sussman, Joel H. Saltz
SIGMOD
1991
ACM
104views Database» more  SIGMOD 1991»
15 years 1 months ago
Managing Persistent Objects in a Multi-Level Store
This paper presents an architecture for a persistent object store in which multi-level storage is explicitly included. Traditionally, DBMSs have assumed that all accessible data r...
Michael Stonebraker