Sciweavers

35 search results - page 3 / 7
» Zero overhead watermarking technique for FPGA designs
Sort
View
MEDIAFORENSICS
2010
14 years 11 months ago
Better security levels for broken arrows
This paper considers the security aspect of the robust zero-bit watermarking technique `Broken Arrows'(BA),1 which was invented and tested for the international challenge BOW...
Fuchun Xie, Teddy Furon, Caroline Fontaine
DATE
2010
IEEE
180views Hardware» more  DATE 2010»
15 years 2 months ago
Reliability- and process variation-aware placement for FPGAs
Abstract—Negative bias temperature instability (NBTI) significantly affects nanoscale integrated circuit performance and reliability. The degradation in threshold voltage (Vth) d...
Assem A. M. Bsoul, Naraig Manjikian, Li Shang
FPGA
2005
ACM
97views FPGA» more  FPGA 2005»
15 years 3 months ago
Techniques for synthesizing binaries to an advanced register/memory structure
Recent works demonstrate several benefits of synthesizing software binaries onto FPGA hardware, including incorporating hardware design into established software tool flows with m...
Greg Stitt, Zhi Guo, Walid A. Najjar, Frank Vahid
ARC
2009
Springer
165views Hardware» more  ARC 2009»
15 years 4 months ago
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...
Xu Guo, Patrick Schaumont
FPGA
2001
ACM
152views FPGA» more  FPGA 2001»
15 years 1 months ago
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression [2, 5, 4]. However, the algorithms proposed in l...
Jörg Ritter, Paul Molitor