Sciweavers

110 search results - page 7 / 22
» aspdac 2005
Sort
View
57
Voted
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
14 years 11 months ago
BDD-based two variable sharing extraction
It has been shown that Binary Decision Diagram (BDD) based logic synthesis enjoys faster runtime than the classic logic synthesis systems based on Sum of Product (SOP) form. Howev...
Dennis Wu, Jianwen Zhu
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
14 years 11 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
71
Voted
ASPDAC
2005
ACM
94views Hardware» more  ASPDAC 2005»
14 years 11 months ago
Probabilistic congestion model considering shielding for crosstalk reduction
We extend an existing probabilistic congestion model to consider shielding for crosstalk reduction. We then develop a multilevel router to study the impact of various congestion m...
Jinjun Xiong, Lei He
ASPDAC
2005
ACM
101views Hardware» more  ASPDAC 2005»
15 years 3 months ago
Lower bounds for dynamic BDD reordering
— In this paper we present new lower bounds on BDD size. These lower bounds are derived from more general lower bounds that recently were given in the context of exact BDD minimi...
Rüdiger Ebendt, Rolf Drechsler
ASPDAC
2005
ACM
95views Hardware» more  ASPDAC 2005»
14 years 11 months ago
Buffering global interconnects in structured ASIC design
Structured ASICs present an attractive alternative to reducing design costs and turnaround times in nanometer designs. As with conventional ASICs, such designs require global wire...
Tianpei Zhang, Sachin S. Sapatnekar