87
Voted
TON
2002
15 years 2 months ago
2002
Abstract--We propose an efficient parallel switching architecture that requires no speedup and guarantees bounded delay. Our architecture consists of input