Sciweavers

FCCM
2005
IEEE
155views VLSI» more  FCCM 2005»
15 years 2 months ago
An Open TCP/IP Core for Reconfigurable Logic
Apostolos Dollas, Ioannis Ermis, Iosif Koidis, Ioa...
68
Voted
FCCM
2005
IEEE
89views VLSI» more  FCCM 2005»
15 years 2 months ago
A General Purpose, Highly Efficient Communication Controller Architecture for Hardware Acceleration Platforms
Although researchers have presented individual techniques to efficiently utilize the Peripheral Component Interconnect (PCI) bus, their contributions fail to provide a direct path...
Petersen F. Curt, James P. Durbano, Fernando E. Or...
45
Voted
FCCM
2005
IEEE
96views VLSI» more  FCCM 2005»
15 years 2 months ago
A Framework for Rule Processing in Reconfigurable Network Systems
Michael Attig, John W. Lockwood
39
Voted
FCCM
2005
IEEE
73views VLSI» more  FCCM 2005»
15 years 2 months ago
Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation
José Gabriel F. Coutinho, Jun Jiang, Wayne ...
50
Voted
FCCM
2005
IEEE
81views VLSI» more  FCCM 2005»
15 years 2 months ago
Performance and Cost Analysis of Time-Multiplexed Execution on the Dynamically Reconfigurable Processor
Hideharu Amano, Shohei Abe, Yohei Hasegawa, Katsua...
63
Voted
FCCM
2005
IEEE
151views VLSI» more  FCCM 2005»
15 years 2 months ago
Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybrid Systems
In this paper, we propose a method for speeding-up applications by partitioning them between the reconfigurable hardware blocks of different granularity and mapping critical parts...
Michalis D. Galanis, Grigoris Dimitroulakos, Costa...