Sciweavers

    123
    Voted
    GLVLSI
    2007
    IEEE
    192views VLSI» more  GLVLSI 2007»
    Area efficient loop filter design for charge pump phase locked loop
    15 years 9 months ago
    Area efficient loop filter design for charge pump phase locked loop
    Download  ece.iisc.ernet.in
    In this paper, two new dual-path based area efficient loop filter circuits are proposed for Charge Pump Phase Locked Loop (CPPLL). The proposed circuits were designed in 0.25µ CS...
    R. G. Raghavendra, Bharadwaj Amrutur
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.