ISCAS 2011 - PDF Preprint Papers

ISCAS 2011 International Symposium on Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCAS-2011 Paper

click to vote

ISCAS
2011
IEEE

342views Hardware» more ISCAS 2011»

Parallel Dynamic Voltage and Frequency Scaling for stream decoding using a multicore embedded system

12 years 8 months ago

Download www.ensc.sfu.ca

—Parallel structures may be used to increase a system processing speed in case of large amount of data or highly complex calculations. Dynamic Voltage and Frequency Scaling (DVFS...

Ying-Xun Lai, Yueh-Min Huang, Chin-Feng Lai, Ljilj...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	342	Parallel Dynamic Voltage and Frequency Scaling for stream decoding using a multicore embedded system	claim
2	316	A high linear low flicker noise 25% duty cycle LO I/Q mixer for a FM radio receiver	claim
3	288	Multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic LDPC codes	claim
4	288	Complexity-constrained rate-distortion optimization for h.264/avc video coding	claim
5	278	A programmable axonal propagation delay circuit for time-delay spiking neural networks	claim
6	261	Hardware synchronization for embedded multi-core processors	claim
7	261	Optimization of area in digit-serial Multiple Constant Multiplications at gate-level	claim
8	248	SNR measurement based on linearity test for ADC BIST	claim
9	241	Adaptive pre-interpolation filter for motion-compensated prediction	claim
10	238	Teaching circuits to new generations of engineers	claim
11	237	A new network-based algorithm for multi-camera abnormal activity detection	claim
12	231	A unified optimization framework for simultaneous gate sizing and placement under density constraints	claim
13	224	Synchronizing coupled oscillators in polygonal networks with frustration	claim
14	217	Linear vt-based temperature sensors with low process sensitivity and improved power supply headroom	claim
15	217	A 6.25 MHz BW 8-OSR fifth-order single-stage sigma-delta ADC	claim
16	210	A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test	claim
17	205	A new Temporal-Constraint-Based algorithm by handling temporal qualities for video enhancement	claim
18	194	Bifurcation and basin in two coupled parametrically forced logistic maps	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers