ISCAS 2011 - PDF Preprint Papers

ISCAS 2011 International Symposium on Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCAS-2011 Paper

click to vote

ISCAS
2011
IEEE

88views Hardware» more ISCAS 2011»

Parallel Dynamic Voltage and Frequency Scaling for stream decoding using a multicore embedded system

8 months 26 days ago

Download www.ensc.sfu.ca

—Parallel structures may be used to increase a system processing speed in case of large amount of data or highly complex calculations. Dynamic Voltage and Frequency Scaling (DVFS...

Ying-Xun Lai, Yueh-Min Huang, Chin-Feng Lai, Ljilj...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status
1	88	Parallel Dynamic Voltage and Frequency Scaling for stream decoding using a multicore embedded system	claim
2	70	Linear vt-based temperature sensors with low process sensitivity and improved power supply headroom	claim
3	63	A high linear low flicker noise 25% duty cycle LO I/Q mixer for a FM radio receiver	claim
4	58	Hardware synchronization for embedded multi-core processors	claim
5	56	Adaptive pre-interpolation filter for motion-compensated prediction	claim
6	55	SNR measurement based on linearity test for ADC BIST	claim
7	55	A new network-based algorithm for multi-camera abnormal activity detection	claim
8	53	Complexity-constrained rate-distortion optimization for h.264/avc video coding	claim
9	53	A unified optimization framework for simultaneous gate sizing and placement under density constraints	claim
10	52	Teaching circuits to new generations of engineers	claim
11	50	Bifurcation and basin in two coupled parametrically forced logistic maps	claim
12	49	Synchronizing coupled oscillators in polygonal networks with frustration	claim
13	48	Multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic LDPC codes	claim
14	47	Optimization of area in digit-serial Multiple Constant Multiplications at gate-level	claim
15	45	A programmable axonal propagation delay circuit for time-delay spiking neural networks	claim
16	44	A new Temporal-Constraint-Based algorithm by handling temporal qualities for video enhancement	claim
17	44	A 6.25 MHz BW 8-OSR fifth-order single-stage sigma-delta ADC	claim
18	40	A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers