Accelerating Scientific Applications with the SRC-6 Reconfigurable Computer: Methodologies and Analysis

Reconfigurable computing offers the promise of performing computations in hardware to increase performance and efficiency while retaining much of the flexibility of a software solution. Recently, the capacities of reconfigurable computing devices, like field programmable gate arrays, have risen to levels that make it possible to execute 64b floating-point operations. SRC Computers has designed the SRC-6 MAPstation to blend the benefits of commodity processors with the benefits of reconfigurable computing. In this paper, we describe our effort to accelerate the performance of several scientific applications on the SRC-6. We describe our methodology, analysis, and results. Our early evaluation demonstrates that the SRC-6 provides a unique software stack that is applicable to many scientific solutions and our experiments reveal the performance benefits of the system.

• Type: Conference
• Year: 2005
• Where: IPPS
• Authors: Melissa C. Smith, Jeffrey S. Vetter, Xuejun Liang
• Keywords: Distributed And Parallel Computing, IPPS 2005, Programmable Gate Arrays, Reconfigurable Computing, Reconfigurable Computing Devices