A new look at hardware maze routing

This paper describes a new design for a hardware accelerator to support grid-based Maze Routing. Based on the direct mapped approach of Breuer and Shamsa [3], this work refines their design to substantially reduce the hardware requirements of each processing eleemnt while at the same time adding support for mulitilayer routing and fast iterative routing. An initial implementation has been developed in VHDL, and initial results show promise for its implementation using an ASIC, custom chip, or FPGA.

• Type: Conference
• Year: 2002
• Where: GLVLSI
• Authors: John A. Nestor
• Keywords: Direct Mapped Approach, Fast Iterative Routing, GLVLSI 2002, Time Adding Support, VLSI