Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
17
click to vote
ISSS
2002
IEEE
favorite
Email
discuss
report
95
views
Hardware
»
more
ISSS 2002
»
Datapath Merging and Interconnection Sharing for Reconfigurable Architectures
13 years 9 months ago
Download
www.dct.ufms.br
Guido Araujo, Sharad Malik, Zhining Huang, Nahri M
Real-time Traffic
Hardware
|
ISSS 2002
|
claim paper
Related Content
»
Static versus scheduled interconnect in CoarseGrained Reconfigurable Arrays
»
A novel coarsegrain reconfigurable datapath for accelerating DSP kernels
»
Exploiting operation level parallelism through dynamically reconfigurable datapaths
»
Safe and Protected Execution for the MorphAMRM Reconfigurable Processor
»
Areaefficient instruction set synthesis for reconfigurable systemonchip designs
»
Construction of dual mode components for reconfiguration aware highlevel synthesis
»
A SelfReconfigurable Lightweight Interconnect for Scalable Processor Fabrics
»
Balancing Logic Utilization and Area Efficiency in FPGAs
»
Flexible ASIC shared masking for multiple media processors
more »
Post Info
More Details (n/a)
Added
15 Jul 2010
Updated
15 Jul 2010
Type
Conference
Year
2002
Where
ISSS
Authors
Guido Araujo, Sharad Malik, Zhining Huang, Nahri Moreano
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision