Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ASPDAC
2007
ACM

favoriteEmaildiscussreport

109views Hardware» more ASPDAC 2007»

Communication Architecture Synthesis of Cascaded Bus Matrix

13 years 8 months ago

Communication Architecture Synthesis of Cascaded Bus Matrix

Download www.aspdac.com

Jun-hee Yoo, Dongwook Lee, Sungjoo Yoo, Kiyoung Ch

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» Constraintdriven bus matrix synthesis for MPSoC

» Systemlevel powerperformance tradeoffs in bus matrix communication architecture synthesis

» Physical synthesis of bus matrix for high bandwidth low power onchip communications

» Low power gated bus synthesis using shortestpath Steiner graph for systemonchip communicat...

» Communication synthesis for distributed embedded systems

» Robust onchip bus architecture synthesis for MPSoCs under random tasks arrival

» The Information Bus An Architecture for Extensible Distributed Systems

» SystemLevel PointtoPoint Communication Synthesis using Floorplanning Information

» Throughputdriven IC communication fabric synthesis

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Jun-hee Yoo, Dongwook Lee, Sungjoo Yoo, Kiyoung Choi

Comments (0)