Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

FCCM
2004
IEEE

favoriteEmaildiscussreport

112views VLSI» more FCCM 2004»

ShareStreams: A Scalable Architecture and Hardware Support for High-Speed QoS Packet Schedulers

13 years 8 months ago

ShareStreams: A Scalable Architecture and Hardware Support for High-Speed QoS Packet Schedulers

Download www.cercs.gatech.edu

Raj Krishnamurthy, Sudhakar Yalamanchili, Karsten

Real-time Traffic

FCCM 2004 | VLSI |

claim paper

Related Content

» Leveraging Block Decisions and Aggregation in the ShareStreams QoS Architecture

» Fast and Scalable Priority Queue Architecture for HighSpeed Network Switches

» Scalable Hardware Priority Queue Architectures for HighSpeed Packet Switches

» 3DVOQ Switch Design and Evaluation

» GMDS Hardware implementation of novel real output queuing architecture

» Implementing Distributed Packet Fair Queueing in a Scalable Switch Architecture

» Network Algorithms and Protocol for Multimedia Servers

» Quality of service for packet telephony over mobile ad hoc networks

» QOS Driven NetworkonChip Design for Real Time Systems

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2004
Where	FCCM
Authors	Raj Krishnamurthy, Sudhakar Yalamanchili, Karsten Schwan, Richard West

Comments (0)