Sciweavers

Share
GLVLSI
2009
IEEE

Glitch-free design for multi-threshold CMOS NCL circuits

9 years 2 months ago
Glitch-free design for multi-threshold CMOS NCL circuits
In this paper, a novel design is proposed for eliminating glitches and signal bounces during wake-up events that result from incorporating multi-threshold CMOS (MTCMOS) into asynchronous NULL Convention Logic (NCL) circuits. A one-stage 8×8 NCL array multiplier is designed using the proposed method and compared with the previously published paradigm. Evaluation results of glitches, throughput, and power efficiency have shown advantages of the proposed design in all these categories over the state-of-theart. The effect of supply voltage scaling on the proposed design is also examined and presented. Categories and Subject Descriptors B.7.1 [Types and Design Styles]: VLSI. General Terms: Design
Ahmad Al Zahrani, Andrew Bailey, Guoyuan Fu, Jia D
Added 04 Sep 2010
Updated 04 Sep 2010
Type Conference
Year 2009
Where GLVLSI
Authors Ahmad Al Zahrani, Andrew Bailey, Guoyuan Fu, Jia Di
Comments (0)
books