Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ASPDAC
2001
ACM

favoriteEmaildiscussreport

81views Hardware» more ASPDAC 2001»

Low-power high-level synthesis using latches

13 years 8 months ago

Low-power high-level synthesis using latches

Download ics.kaist.ac.kr

Woo-Seung Yang, In-Cheol Park, Chong-Min Kyung

Real-time Traffic

ASPDAC 2001 | Hardware |

claim paper

Related Content

» Binding Allocation and Floorplanning in Low Power HighLevel Synthesis

» Lower Bound Estimation for Low Power HighLevel Synthesis

» Optimization of combinational and sequential logic circuits for low power using precomputa...

» Partial scan delay fault testing of asynchronous circuits

Post Info
More Details (n/a)

Added	23 Aug 2010
Updated	23 Aug 2010
Type	Conference
Year	2001
Where	ASPDAC
Authors	Woo-Seung Yang, In-Cheol Park, Chong-Min Kyung

Comments (0)