Sciweavers

Share
DATE
2009
IEEE

Masking timing errors on speed-paths in logic circuits

10 years 5 months ago
Masking timing errors on speed-paths in logic circuits
There is a growing concern about timing errors resulting from design marginalities and the effects of circuit aging on speed-paths in logic circuits. This paper presents a low overhead solution for masking timing errors on speed-paths in logic circuits. Error masking at the outputs of a logic circuit is achieved by synthesis of a nonintrusive error-masking circuit that has at least 20% timing slack over the original logic circuit. The error-masking circuit can also be used to collect runtime information when the speed-paths are exercised to (i) predict the onset of wearout and (ii) assist in in-system silicon debug. Simulation results for several benchmark circuits and modules from the OpenSPARC T1 processor are presented to illustrate the effectiveness of the proposed solution. 100% masking of timing errors on all speed-paths within 10% of the critical path delay is achieved for all circuits with an average area (power) overhead of 16% (18%).
Mihir R. Choudhury, Kartik Mohanram
Added 20 May 2010
Updated 20 May 2010
Type Conference
Year 2009
Where DATE
Authors Mihir R. Choudhury, Kartik Mohanram
Comments (0)
books