Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
8
click to vote
DFT
2007
IEEE
favorite
Email
discuss
report
100
views
VLSI
»
more
DFT 2007
»
Soft Error Hardening for Asynchronous Circuits
13 years 11 months ago
Download
www.engr.panam.edu
Weidong Kuang, Casto Manuel Ibarra, Peiyi Zhao
Real-time Traffic
DFT 2007
|
Hardware
|
claim paper
Related Content
»
Poweraware soft error hardening via selective voltage scaling
»
Combined circuit and microarchitecture techniques for effective soft error robustness in S...
»
LowPower Soft Error Hardened Latch
»
Soft delay error analysis in logic circuits
»
Design as you see FIT Systemlevel soft error analysis of sequential circuits
»
MARSS Modeling and Reduction of Soft Errors in Sequential Circuits
»
An Experimental Analysis of SEU Sensitiveness on System Knowledgebased Hardening Technique...
»
Costeffective radiation hardening technique for combinational logic
»
Soft Error Tolerant Asynchronous Circuits Based on Dual Redundant Four State Logic
more »
Post Info
More Details (n/a)
Added
02 Jun 2010
Updated
02 Jun 2010
Type
Conference
Year
2007
Where
DFT
Authors
Weidong Kuang, Casto Manuel Ibarra, Peiyi Zhao
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision