Sciweavers

953 search results - page 1 / 191
» A Heuristic for Channel Routing
Sort
View
FODO
1989
Springer
67views Algorithms» more  FODO 1989»
13 years 9 months ago
A Heuristic for Channel Routing
Elena Lodi, Franco P. Preparata
ISCA
2009
IEEE
186views Hardware» more  ISCA 2009»
13 years 12 months ago
Application-aware deadlock-free oblivious routing
Conventional oblivious routing algorithms are either not application-aware or assume that each flow has its own private channel to ensure deadlock avoidance. We present a framewo...
Michel A. Kinsy, Myong Hyon Cho, Tina Wen, G. Edwa...
EURODAC
1995
IEEE
127views VHDL» more  EURODAC 1995»
13 years 8 months ago
Layout synthesis for datapath designs
DPLAYOUT is a layout synthesis tool for bit-sliced datapath designs targeting standard-cell libraries. We developed fast and efficient heuristics for placing the cells in a bit-s...
Naveen Buddi, Malgorzata Chrzanowska-Jeske, Charle...
DFT
1997
IEEE
101views VLSI» more  DFT 1997»
13 years 9 months ago
Crosstalk Minimization in Three-Layer HVH Channel Routing
Crosstalk has become a major issue in VLSI design due to the high frequency, long interconnecting lines and small spacing between interconnects in today's integrated circuits...
Zhan Chen, Israel Koren
DAC
1995
ACM
13 years 8 months ago
New Performance-Driven FPGA Routing Algorithms
—Motivated by the goal of increasing the performance of FPGA-based designs, we propose new Steiner and arborescence FPGA routing algorithms. Our Steiner tree constructions signi...
Michael J. Alexander, Gabriel Robins