Sciweavers

350 search results - page 2 / 70
» A Low Power TLB Structure for Embedded Systems
Sort
View
DAC
2000
ACM
14 years 7 months ago
Code compression for low power embedded system design
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
Haris Lekatsas, Jörg Henkel, Wayne Wolf
IPPS
1998
IEEE
13 years 10 months ago
Code Transformations for Low Power Caching in Embedded Multimedia Processors
In this paper, we present several novel strategies to improve software controlled cache utilization, so as to achieve lower power requirements for multi-media and signal processin...
Chidamber Kulkarni, Francky Catthoor, Hugo De Man
HIPEAC
2007
Springer
14 years 7 days ago
Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems
Voltage scaling reduces leakage power for cache lines unlikely to be referenced soon. Partitioning reduces dynamic power via smaller, specialized structures. We combine approaches,...
Major Bhadauria, Sally A. McKee, Karan Singh, Gary...
GLVLSI
2007
IEEE
172views VLSI» more  GLVLSI 2007»
14 years 12 days ago
The effect of temperature on cache size tuning for low energy embedded systems
Energy consumption is a major concern in embedded computing systems. Several studies have shown that cache memories account for about 40% or more of the total energy consumed in t...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...
ESTIMEDIA
2006
Springer
13 years 9 months ago
A Low-Power Implementation of 3D Graphics System for Embedded Mobile Systems
Chanmin Park, Hyunhee Kim, Jihong Kim