Sciweavers

    41 search results - page 2 / 9
    » A cellular-automaton-type image extraction algorithm and its...
    Sort
    View
    JMM2
    2007
    118views more  JMM2 2007»
    FPGA-based Real-time Optical Flow Algorithm Design and Implementation
    13 years 5 months ago
    FPGA-based Real-time Optical Flow Algorithm Design and Implementation
    Download  www.academypublisher.com
    —Optical flow algorithms are difficult to apply to robotic vision applications in practice because of their extremely high computational and frame rate requirements. In most case...
    Zhaoyi Wei, Dah-Jye Lee, Brent E. Nelson
    claim paper
    Read More »
    FPGA
    2001
    ACM
    152views FPGA» more  FPGA 2001»
    A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
    13 years 10 months ago
    A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
    Download  nirvana.informatik.uni-halle.de
    Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression [2, 5, 4]. However, the algorithms proposed in l...
    Jörg Ritter, Paul Molitor
    claim paper
    Read More »
    FPGA
    2009
    ACM
    343views FPGA» more  FPGA 2009»
    Fpga-based face detection system using Haar classifiers
    14 years 17 days ago
    Fpga-based face detection system using Haar classifiers
    Download  cseweb.ucsd.edu
    This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
    Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
    claim paper
    Read More »
    IROS
    2006
    IEEE
    131views Robotics» more  IROS 2006»
    Implementing Planar Motion Tracking Algorithms on CMOS+FPGA Vision System
    13 years 11 months ago
    Implementing Planar Motion Tracking Algorithms on CMOS+FPGA Vision System
    Download  www.mint.se.ritsumei.ac.jp
    — This paper describes a 1,000Hz visual feedback using the CMOS+FPGA vision. It is required to obtain positional and angular signals around 1,000Hz to control a mechanical system...
    Kazuhiro Shimizu, Shinichi Hirai
    claim paper
    Read More »
    ASPDAC
    2006
    ACM
    173views Hardware» more  ASPDAC 2006»
    Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking
    13 years 9 months ago
    Image segmentation and pattern matching based FPGA/ASIC implementation architecture of real-time object tracking
    Download  www.cecs.uci.edu
    A novel algorithm for object tracking in video pictures, based on image segmentation and pattern matching, as well as its FPGA/ASIC implementation architecture are presented. With ...
    K. Yamaoka, Takashi Morimoto, Hidekazu Adachi, Tet...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.