Sciweavers

96 search results - page 2 / 20
» Energy and Performance Improvements in Microprocessor Design...
Sort
View
DATE
2007
IEEE
98views Hardware» more  DATE 2007»
13 years 11 months ago
A one-shot configurable-cache tuner for improved energy and performance
We introduce a new non-intrusive on-chip cache-tuning hardware module capable of accurately predicting the best configuration of a configurable cache for an executing application....
Ann Gordon-Ross, Pablo Viana, Frank Vahid, Walid A...
VLSISP
2008
93views more  VLSISP 2008»
13 years 4 months ago
Performance and Energy Consumption Improvements in Microprocessor Systems Utilizing a Coprocessor Data-Path
The speedups and the energy reductions achieved in a generic single-chip microprocessor system by employing a high-performance data-path are presented. The data-path acts as a copr...
Michalis D. Galanis, Gregory Dimitroulakos, Costas...
MICRO
1997
IEEE
139views Hardware» more  MICRO 1997»
13 years 9 months ago
The Filter Cache: An Energy Efficient Memory Structure
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...
Johnson Kin, Munish Gupta, William H. Mangione-Smi...
ISCA
2002
IEEE
112views Hardware» more  ISCA 2002»
13 years 10 months ago
Drowsy Caches: Simple Techniques for Reducing Leakage Power
On-chip caches represent a sizable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potential...
Krisztián Flautner, Nam Sung Kim, Steven M....
CF
2005
ACM
13 years 7 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder