Sciweavers

34 search results - page 1 / 7
» High Density Through Silicon Via (TSV)
Sort
View
CORR
2008
Springer
123views Education» more  CORR 2008»
13 years 4 months ago
High Density Through Silicon Via (TSV)
The Through Silicon Via (TSV) process developed by Silex provides down to 30
Magnus Rimskog, Tomas Bauer
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
13 years 10 months ago
3D-integration of silicon devices: A key technology for sophisticated products
—3D integration is a key solution to the predicted performance increase of future electronic systems. It offers extreme miniaturization and fabrication of More than Moore product...
Armin Klumpp, Peter Ramm, R. Wieland
DATE
2009
IEEE
154views Hardware» more  DATE 2009»
13 years 11 months ago
Reliability aware through silicon via planning for 3D stacked ICs
Abstract—This work proposes reliability aware through silicon via (TSV) planning for the 3D stacked silicon integrated circuits (ICs). The 3D power distribution network is modele...
Amirali Shayan Arani, Xiang Hu, He Peng, Chung-Kua...
DAC
2009
ACM
14 years 6 months ago
Exploring serial vertical interconnects for 3D ICs
Three-dimensional integrated circuits (3D ICs) offer a promising solution to overcome the on-chip communication bottleneck and improve performance over traditional two-dimensional...
Sudeep Pasricha
3DIC
2009
IEEE
279views Hardware» more  3DIC 2009»
13 years 12 months ago
Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits
Abstract—Modeling parasitic parameters of Through-SiliconVia (TSV) structures is essential in exploring electrical characteristics such as delay and signal integrity (SI) of circ...
Roshan Weerasekera, Matt Grange, Dinesh Pamunuwa, ...