Sciweavers

5 search results - page 1 / 1
» Multiple project wafers for medium-volume IC production
Sort
View
ISCAS
2005
IEEE
123views Hardware» more  ISCAS 2005»
13 years 10 months ago
Multiple project wafers for medium-volume IC production
—Multi-project wafer (MPW) is commonly used for low-volume IC production. In this paper, we study whether it can be used for medium-volume production. Cost equations are develope...
Meng-Chiou Wu, Rung-Bin Lin
ISQED
2005
IEEE
76views Hardware» more  ISQED 2005»
13 years 10 months ago
Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers
Multi-project wafer having several chips placed on the same reticle to lower mask cost is key to low-volume IC fabrication. In this paper1 , we proposed two MILP models for simult...
Meng-Chiou Wu, Rung-Bin Lin
ASPDAC
2006
ACM
120views Hardware» more  ASPDAC 2006»
13 years 11 months ago
Design space exploration for minimizing multi-project wafer production cost
- Chip floorplan in a reticle for Multi-Project Wafer (MPW) plays a key role in deciding chip fabrication cost. In this paper1 , we propose a methodology to explore reticle floopla...
Rung-Bin Lin, Meng-Chiou Wu, Wei-Chiu Tseng, Ming-...
ISVLSI
2005
IEEE
100views VLSI» more  ISVLSI 2005»
13 years 10 months ago
A Comparative Study on Dicing of Multiple Project Wafers
This paper carries out a comparative study on the methods of dicing multi-project wafers (MPW). Our dicing method results in using 40% fewer wafers both for low and high volume pr...
Meng-Chiou Wu, Rung-Bin Lin
DAC
1997
ACM
13 years 9 months ago
Electronic Component Information Exchange (ECIX)
A number of industry trends are shaping the requirements for IC and electronic equipment design. The density and complexity of circuit technologies have increased to a point where...
Donald R. Cottrell