Sciweavers

570 search results - page 1 / 114
» The behavior of resistive circuits
Sort
View
CDC
2009
IEEE
127views Control Systems» more  CDC 2009»
13 years 9 months ago
The behavior of resistive circuits
Jan C. Willems, Erik I. Verriest
CDC
2010
IEEE
165views Control Systems» more  CDC 2010»
12 years 12 months ago
The behavior of linear time invariant RLC circuits
It is shown that just as we did for a purely resistive network [10], that circuit analysis is very simple if the elements are described not by potentials across and currents throug...
Erik I. Verriest, Jan C. Willems
VTS
2003
IEEE
119views Hardware» more  VTS 2003»
13 years 10 months ago
A Circuit Level Fault Model for Resistive Opens and Bridges
Delay faults are an increasingly important test challenge. Traditional open and bridge fault models are incomplete because only the functional fault or a subset of delay fault are...
Zhuo Li, Xiang Lu, Wangqi Qiu, Weiping Shi, D. M. ...
ET
2007
119views more  ET 2007»
13 years 4 months ago
Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits
In this paper, we present an exhaustive study on the influence of resistive-open defects in pre-charge circuits of SRAM memories. In SRAM memories, the pre-charge circuits operate...
Luigi Dilillo, Patrick Girard, Serge Pravossoudovi...
ITC
1999
IEEE
103views Hardware» more  ITC 1999»
13 years 9 months ago
Resistive bridge fault modeling, simulation and test generation
Resistive bridging faults in combinational CMOS circuits are studied in this work. Circuit-level models are ed to voltage behavior for use in voltage-level fault simulation and te...
Vijay R. Sar-Dessai, D. M. H. Walker