Sciweavers

130 search results - page 3 / 26
» Vertical Benchmarks for CAD
Sort
View
ERSA
2010
152views Hardware» more  ERSA 2010»
13 years 3 months ago
Persistent CAD for in-the-field Power Optimization
A major focus within the Integrated Chip (IC) industry is reducing power consumption of devices. In this paper, we explore the idea of persistent CAD algorithms that constantly imp...
Peter Jamieson
GLVLSI
2005
IEEE
85views VLSI» more  GLVLSI 2005»
13 years 11 months ago
VLSI CAD tool protection by birthmarking design solutions
Many techniques have been proposed in the past for the protection of VLSI design IPs (intellectual property). CAD tools and algorithms are intensively used in all phases of modern...
Lin Yuan, Gang Qu, Ankur Srivastava
ISVLSI
2003
IEEE
91views VLSI» more  ISVLSI 2003»
13 years 11 months ago
Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools
Three-dimensional integration technologies have been proposed in order to mitigate design challenges posed by deep-submicron interconnect. By providing multiple layers of active d...
Shamik Das, Anantha Chandrakasan, Rafael Reif
ICADL
2004
Springer
137views Education» more  ICADL 2004»
13 years 11 months ago
Using Content-Based and Link-Based Analysis in Building Vertical Search Engines
This paper reports our research in the Web page filtering process in specialized search engine development. We propose a machine-learning-based approach that combines Web content a...
Michael Chau, Hsinchun Chen
DATE
2010
IEEE
145views Hardware» more  DATE 2010»
13 years 11 months ago
An evaluation of a slice fault aware tool chain
Abstract—As FPGA sizes and densities grow, their manufacturing yields decrease. This work looks toward reclaiming some of this lost yield. Several previous works have suggested f...
Adwait Gupte, Phillip Jones