Sciweavers

ASPDAC
2007
ACM
83views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique
Roel Pantonial, Md. Ashfaquzzaman Khan, Naoto Miya...
ASPDAC
2007
ACM
121views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks
Power supply noise increases the circuit delay, which may lead to performance failure of a design. Decoupling capacitance (decap) addition is effective in reducing the power suppl...
Sanjay Pant, David Blaauw
ASPDAC
2007
ACM
121views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Approximation Algorithm for Process Mapping on Network Processor Architectures
The high performance requirements of networking applications has led to the advent of programmable network processor (NP) architectures that incorporate symmetric multiprocessing, ...
Christopher Ostler, Karam S. Chatha, Goran Konjevo...
ASPDAC
2007
ACM
92views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Signal-to-Memory Mapping Analysis for Multimedia Signal Processing
Abstract
Ilie I. Luican, Hongwei Zhu, Florin Balasa
ASPDAC
2007
ACM
99views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion
Youngmin Kim, Dusan Petranovic, Dennis Sylvester
ASPDAC
2007
ACM
101views Hardware» more  ASPDAC 2007»
13 years 9 months ago
A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects
Abstract-- Due to photo-lithography effects and manufacture process variations, the actual features fabricated on the wafer are different from the designed ones. This difference ca...
Ying Zhou, Zhuo Li, Yuxin Tian, Weiping Shi, Frank...
ASPDAC
2007
ACM
95views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits
Power gating has been widely used to reduce subthreshold leakage. However, its efficiency degrades very fast with technology scaling due to the gate leakage of circuits specific t...
Youngsoo Shin, Sewan Heo, Hyung-Ock Kim, Jung Yun ...
ASPDAC
2007
ACM
89views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Flow Time Minimization under Energy Constraints
Jian-Jia Chen, Kazuo Iwama, Tei-Wei Kuo, Hsueh-I L...
ASPDAC
2007
ACM
97views Hardware» more  ASPDAC 2007»
13 years 9 months ago
FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control
Abstract-- In this paper, we present FastPlace 3.0
Natarajan Viswanathan, Min Pan, Chris C. N. Chu
ASPDAC
2007
ACM
124views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Improving XOR-Dominated Circuits by Exploiting Dependencies between Operands
Logic synthesis has made impressive progress in the last decade and has pervaded digital design replacing almost universally manual techniques. A remarkable exception is computer ...
Ajay K. Verma, Paolo Ienne