Sciweavers

FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
13 years 11 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
FPGA
2009
ACM
196views FPGA» more  FPGA 2009»
13 years 11 months ago
Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs
Paul Teehan, Guy G. Lemieux, Mark R. Greenstreet
FPGA
2009
ACM
188views FPGA» more  FPGA 2009»
13 years 11 months ago
Clock power reduction for virtex-5 FPGAs
Clock network power in field-programmable gate arrays (FPGAs) is considered and two complementary approaches for clock power reduction in the Xilinx R VirtexTM -5 FPGA are presen...
Qiang Wang, Subodh Gupta, Jason Helge Anderson
FPGA
2009
ACM
159views FPGA» more  FPGA 2009»
13 years 11 months ago
Choose-your-own-adventure routing: lightweight load-time defect avoidance
Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the inte...
Raphael Rubin, André DeHon
FPGA
2009
ACM
233views FPGA» more  FPGA 2009»
13 years 11 months ago
FPCNA: a field programmable carbon nanotube array
Carbon nanotubes (CNTs), with their unique electronic properties, are promising materials for building nanoscale circuits. In this paper, we present a new CNT-based FPGA architect...
Chen Dong, Scott Chilstedt, Deming Chen
FPGA
2009
ACM
209views FPGA» more  FPGA 2009»
13 years 11 months ago
SPR: an architecture-adaptive CGRA mapping tool
In this paper we present SPR, a new architecture-adaptive mapping tool for use with Coarse-Grained Reconfigurable Architectures (CGRAs). It combines a VLIW style scheduler and FP...
Stephen Friedman, Allan Carroll, Brian Van Essen, ...
FPGA
2009
ACM
151views FPGA» more  FPGA 2009»
13 years 11 months ago
Wirelength modeling for homogeneous and heterogeneous FPGA architectural development
This paper describes an analytical model that relates the architectural parameters of an FPGA to the average prerouting wirelength of an FPGA implementation. Both homogeneous and ...
Alastair M. Smith, Steven J. E. Wilton, Joydip Das
FPGA
2009
ACM
183views FPGA» more  FPGA 2009»
13 years 11 months ago
A comparison of via-programmable gate array logic cell circuits
Via-programmable gate arrays (VPGAs) offer a middle ground between application specific integrated circuits and field programmable gate arrays in terms of flexibility, manufac...
Thomas C. P. Chau, Philip Heng Wai Leong, Sam M. H...
FPGA
2009
ACM
150views FPGA» more  FPGA 2009»
13 years 11 months ago
Bus mastering PCI express in an FPGA
This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining...
Ray Bittner