Sciweavers

FPL
2006
Springer
132views Hardware» more  FPL 2006»
15 years 7 months ago
Adaptive FPGAs: High-Level Architecture and a Synthesis Method
This paper presents preliminary work exploring adaptive field programmable gate arrays (AFPGAs). An AFPGA is adaptative in the sense that the functionality of subcircuits placed o...
Valavan Manohararajah, Stephen Dean Brown, Zvonko ...
FPL
2006
Springer
111views Hardware» more  FPL 2006»
15 years 7 months ago
A-B Nodes Classification for Power Estimation
In this paper, an optimization for the classical statistical power estimation method is proposed. This technique is applied to the individual nodes. The optimization is based on t...
Elias Todorovich, Eduardo I. Boemo
FPL
2006
Springer
158views Hardware» more  FPL 2006»
15 years 7 months ago
Placing Functionality in Fault-Tolerant Hardware/Software Reconfigurable Networks
A novel framework shows the potential of FPGA-based systems for increasing fault-tolerance and flexibility by placing functionality onto free hardware (HW) or software (SW) resour...
Thilo Streichert
FPL
2006
Springer
91views Hardware» more  FPL 2006»
15 years 7 months ago
Reconfigurable Systems Enabled by a Network-on-Chip
A modern SoC design comprises dozens of dedicated IP cores for specialized tasks and processors for generalpurpose tasks. Flexibility is the key feature of processors, since it is...
Leandro Möller, Ismael Grehs, Ney Calazans, F...
FPL
2006
Springer
118views Hardware» more  FPL 2006»
15 years 7 months ago
Activity Estimation for Field-Programmable Gate Arrays
This paper examines various activity estimation techniques in order to determine which are most appropriate for use in the context of field-programmable gate arrays (FPGAs). Speci...
Julien Lamoureux, Steven J. E. Wilton