Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

94

Voted

CODES
1999
IEEE

104views Software Engineering» more CODES 1999»

Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor

15 years 7 months ago

Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor

Download www.cs.york.ac.uk

Sreeranga P. Rajan, Masahiro Fujita, Ashok Sudarsa

Real-time Traffic

CODES 1999 | Software Engineering |

claim paper

Related Content

» Optimized software synthesis for synchronous dataflow

» Optimizing stream programs using linear state space analysis

» QuasiStatic Scheduling of Reconfigurable Dataflow Graphs for DSP Systems

» Highthroughput bayesian computing machine with reconfigurable hardware

Post Info
More Details (n/a)

Added	02 Aug 2010
Updated	02 Aug 2010
Type	Conference
Year	1999
Where	CODES
Authors	Sreeranga P. Rajan, Masahiro Fujita, Ashok Sudarsanam, Sharad Malik

Comments (0)