Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

66

Voted

ICCAD
1995
IEEE

favoriteEmaildiscussreport

96views Hardware» more ICCAD 1995»

Delay optimal partitioning targeting low power VLSI circuits

15 years 1 months ago

Delay optimal partitioning targeting low power VLSI circuits

Download atrak.usc.edu

Hirendu Vaishnav, Massoud Pedram

Real-time Traffic

Hardware | ICCAD 1995 |

claim paper

Related Content

» A Survey of Optimization Techniques Targeting Low Power VLSI Circuits

» Evolutionary algorithms for VLSI multiobjective netlist partitioning

» A design methodology for temperature variation insensitive low power circuits

» Physical synthesis of bus matrix for high bandwidth low power onchip communications

» Delay optimal lowpower circuit clustering for FPGAs with dual supply voltages

» BatteryPowered Digital CMOS Design

» Multilevel logic optimization for low power using local logic transformations

» A New Statistical Optimization Algorithm for Gate Sizing

» Energy efficient implementation of parallel CMOS multipliers with improved compressors

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	ICCAD
Authors	Hirendu Vaishnav, Massoud Pedram

Comments (0)