Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

Voted

JCSC
2007

48views more JCSC 2007»

A Design for Verification Approach Using an Embedding of PSL in aSML

15 years 2 months ago

A Design for Verification Approach Using an Embedding of PSL in aSML

Download hvg.ece.concordia.ca

Amjad Gawanmeh, Sofiène Tahar, Haja Moinude

Real-time Traffic

JCSC 2007 |

claim paper

Related Content

» Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL

» Synthesis of Trigger Properties

» On the Design and Verification Methodology of the LookAside Interface

» Continuous Verification of Large Embedded Software Using SMTBased Bounded Model Checking

» Automating Formal Modular Verification of Asynchronous RealTime Embedded Systems

» Verification of a CAN bus model in SystemC with functional coverage

» Towards an automated verification process for industrial safety applications

» Formal Coverification of Embedded Systems Using Model Checking

» An Embedded Multiresolution AMBA Trace Analyzer for Microprocessorbased SoC Integration

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2007
Where	JCSC
Authors	Amjad Gawanmeh, Sofiène Tahar, Haja Moinudeen, Ali Habibi

Comments (0)