Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

50

JETC
2007

51views more JETC 2007»

Designing CMOS/molecular memories while considering device parameter variations

15 years 2 months ago

Designing CMOS/molecular memories while considering device parameter variations

Download people.virginia.edu

Garrett S. Rose, Yuxing Yao, James M. Tour, Adam C

Real-time Traffic

JETC 2007 |

claim paper

Related Content

» Statistical optimization of leakage power considering process variations using dualVth and...

» VariabilityAware BulkMOS Device Design

» Statistical approach in a system level methodology to deal with process variation

» VariationAware SystemLevel Power Analysis

» Optimization of CMOS MEMS microwave power sensors

» A Combined DOEILP Based Power and Read Stability Optimization in NanoCMOS SRAM

» SeeMote InSitu Visualization and Logging Device for Wireless Sensor Networks

» On the interplay of dynamic voltage scaling and dynamic power management in realtime embed...

» Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors NMOS vs PMO...

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2007
Where	JETC
Authors	Garrett S. Rose, Yuxing Yao, James M. Tour, Adam C. Cabe, Nadine Gergel-Hackett, Nabanita Majumdar, John C. Bean, Lloyd R. Harriott, Mircea R. Stan

Comments (0)