Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
85
click to vote
ASPDAC
2009
ACM
131
views
Hardware
»
more
ASPDAC 2009
»
A 1 GHz CMOS comparator with dynamic offset control technique
15 years 9 months ago
Download
www.kuroda.elec.keio.ac.jp
− A dynamic offset control technique that employs charge compensation by timing control is proposed for comparator design in scaled CMOS technology. The analysis has
Xiaolei Zhu, Sanroku Tsukamoto, Tadahiro Kuroda
Real-time Traffic
ASPDAC 2009
|
Charge Compensation
|
Hardware
|
Offset Control Technique
|
Scaled Cmos Technology
|
claim paper
Related Content
»
Controllabilitydriven Power Virus Generation for Digital Circuits
more »
Post Info
More Details (n/a)
Added
27 May 2010
Updated
27 May 2010
Type
Conference
Year
2009
Where
ASPDAC
Authors
Xiaolei Zhu, Sanroku Tsukamoto, Tadahiro Kuroda
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision