Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

60

Voted

DATE
2008
IEEE

favoriteEmaildiscussreport

98views Hardware» more DATE 2008»

Memory-aware NoC Exploration and Design

15 years 4 months ago

Memory-aware NoC Exploration and Design

Download www.date-conference.com

Nikil Dutt

Real-time Traffic

DATE 2008 | Hardware |

claim paper

Related Content

» ORION 20 A fast and accurate NoC power and area model for earlystage design space explorat...

» On Design and Application Mapping of a NetworkonChipNoC Architecture

» Flexible Bus and NoC Performance Analysis with Configurable Synthetic Workloads

» Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC...

» BandwidthConstrained Mapping of Cores onto NoC Architectures

» Contrasting a NoC and a traditional interconnect fabric with layout awareness

» Fast Accurate and Detailed NoC Simulations

» Modeling NoC Architectures by Means of Deterministic and Stochastic Petri Nets

» Application of deterministic and stochastic PetriNets for performance modeling of NoC arch...

Post Info
More Details (n/a)

Added	29 May 2010
Updated	29 May 2010
Type	Conference
Year	2008
Where	DATE
Authors	Nikil Dutt

Comments (0)